Para acceder a los documentos con el texto completo, por favor, siga el siguiente enlace:

Extending the fundamental error bounds for asymmetric error reliable computation
Aymerich Capdevila, Nivard; Rubio Sola, Jose Antonio
Universitat Politècnica de Catalunya. Departament d'Enginyeria Electrònica; Universitat Politècnica de Catalunya. HIPICS - Grup de Circuits i Sistemes Integrats d'Altes Prestacions
Future computing systems based on new emerging nanotechnologies will have to rely on very high failure rate devices. Therefore, the study of fault-tolerant architectures is of great interest today. One of the most challenging problems of this research area consists in finding the fundamental error bounds beyond which reliable computation is not possible. In the literature we can find the exact error threshold for circuits built out of noisy NAND gates under the von Neumann's probabilistic computing framework. In this paper we extend this result for asymmetric error designs and demonstrate that it is possible to compute reliably with 2-input noisy NAND gates beyond the well known error bound: ∈* = (3 - √7)/4.
Peer Reviewed
Àrees temàtiques de la UPC::Enginyeria electrònica::Microelectrònica::Circuits integrats
Fault tolerance (Engineering)
Integrated circuits
Nano architectures
Fault tolerance
Fault tolerant systems
Logic gates
Noise measurement
Reliability theory
Tolerància als errors (Enginyeria
Circuits integrats
Attribution-NonCommercial-NoDerivs 3.0 Spain
IEEE Industrial Electronics Society

Mostrar el registro completo del ítem

Documentos relacionados

Otros documentos del mismo autor/a

Aymerich Capdevila, Nivard; Cotofana, Sorin; Rubio Sola, Jose Antonio
Aymerich Capdevila, Nivard; Cotofana, Sorin; Rubio Sola, Jose Antonio
Amat Bertran, Esteve; Calomarde Palomino, Antonio; García Almudéver, Carmen; Aymerich Capdevila, Nivard; Canal Corretger, Ramon; Rubio Sola, Jose Antonio