To access the full text documents, please follow this link: http://hdl.handle.net/2117/18207
dc.contributor | Universitat Politècnica de Catalunya. Departament d'Arquitectura de Computadors |
---|---|
dc.contributor | Universitat Politècnica de Catalunya. ARCO - Microarquitectura i Compiladors |
dc.contributor.author | Jaksic, Zoran |
dc.contributor.author | Canal Corretger, Ramon |
dc.date | 2012 |
dc.identifier.citation | Jaksic, Z.; Canal, R. Enhancing 3T DRAMs for SRAM replacement under 10nm tri-gate SOI FinFETs. A: IEEE International Conference on Computer Design: VLSI in Computers and Processors. "2012 IEEE 30th International Conference on Computer Design (ICCD)". Montreal: IEEE Computer Society Publications, 2012, p. 309-314. |
dc.identifier.citation | 978-1-4673-3051-0 |
dc.identifier.citation | 10.1109/ICCD.2012.6378657 |
dc.identifier.uri | http://hdl.handle.net/2117/18207 |
dc.language.iso | eng |
dc.publisher | IEEE Computer Society Publications |
dc.relation | http://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=6378657&isnumber=6378602 |
dc.rights | info:eu-repo/semantics/openAccess |
dc.subject | Àrees temàtiques de la UPC::Enginyeria electrònica::Components electrònics::Transistors |
dc.subject | Àrees temàtiques de la UPC::Informàtica::Hardware |
dc.subject | Semiconductor storage devices |
dc.subject | Ordinadors -- Memòries semiconductores |
dc.title | Enhancing 3T DRAMs for SRAM replacement under 10nm tri-gate SOI FinFETs |
dc.type | info:eu-repo/semantics/publishedVersion |
dc.type | info:eu-repo/semantics/conferenceObject |
dc.description.abstract | |
dc.description.abstract |