Para acceder a los documentos con el texto completo, por favor, siga el siguiente enlace: http://hdl.handle.net/2099.1/10537
Título:
|
Investigation of power dissipation in Cmos Adder Circuits
|
Autor/a:
|
Dobarro Suazo, Juan Pablo
|
Otros autores:
|
Heandry, David |
Abstract:
|
This investigation reports on the power dissipation of different CMOS adders implementations. Analyzing the causes of power dissipation such us leakage current, switching currents and short-circuits currents in CMOS is the starting point for minimizing power consumption. Reviewing the literature to find out the circuits that have been proposed to reduced power dissipation is a main aim as well. Simulation of a number of these circuits for both various data inputs and also for two different process geometries will lead us to compare the structures and attempt to detect trends. |
Abstract:
|
Outgoing |
Materia(s):
|
-Àrees temàtiques de la UPC::Enginyeria electrònica::Components electrònics -Metal oxide semiconductors, Complementary -Energy consumption -Metall-òxid-semiconductors complementaris -Energia -- Consum |
Derechos:
|
|
Tipo de documento:
|
Trabajo/Proyecto fin de carrera |
Editor:
|
Universitat Politècnica de Catalunya; University of Aberdeen
|
Compartir:
|
|
Mostrar el registro completo del ítem