Validation of a LISP simulator

Home | About RECERCAT | Contact

Català | Castellano

All of RECERCAT

By Communities &
Collections By Defense Date By Authors By Titles By Subject

This Collection

By Defense Date By Authors By Titles By Subject

Statistics

View Statistics All RECERCAT

My RECERCAT

Other repositories directory

RECERCAT Home > Universitat Politècnica de Catalunya > Documents de recerca > View document

To access the full text documents, please follow this link: http://hdl.handle.net/2117/14351

dc.contributor	Universitat Politècnica de Catalunya. Departament d'Arquitectura de Computadors
dc.contributor	Universitat Politècnica de Catalunya. CBA - Sistemes de Comunicacions i Arquitectures de Banda Ampla
dc.contributor.author	Cabellos Aparicio, Alberto
dc.contributor.author	Domingo Pascual, Jordi
dc.contributor.author	Saucez, Damien
dc.contributor.author	Bonaventure, Olivier
dc.date	2009-06-19
dc.identifier.citation	Albert Cabellos-Aparicio [et al.]. "Validation of a LISP simulator". 2009.
dc.identifier.uri	http://hdl.handle.net/2117/14351
dc.language.iso	eng
dc.relation	UPC-DAC-RR-CBA-2009-8
dc.relation	http://gsi.ac.upc.edu/reports/2009/46/TR.pdf
dc.rights	Attribution-NonCommercial-NoDerivs 3.0 Spain
dc.rights	info:eu-repo/semantics/openAccess
dc.rights	http://creativecommons.org/licenses/by-nc-nd/3.0/es/
dc.subject	Àrees temàtiques de la UPC::Enginyeria de la telecomunicació::Telemàtica i xarxes d'ordinadors::Protocols de comunicació
dc.subject	Computer network protocols
dc.subject	Locator/ID Separation Protocol (LISP)
dc.subject	LISP simulator
dc.subject	Protocols de xarxes d'ordinadors
dc.title	Validation of a LISP simulator
dc.type	info:eu-repo/semantics/draft
dc.type	info:eu-repo/semantics/report
dc.description.abstract	We have developed a LISP simulator (CoreSim). CoreSim is an Internet-scale LISP deployment simulator. It is able to replay a packet trace and simulate the behavior of a LISP Ingress Tunnel Router (ITR) and the associated Mapping Resolver, on top of a topology based on measurements performed by the iPlane infrastructure. It reports mapping lookup latency, the load imposed on each node of the MS and cache performance statistics. The simulator implements LISP-ALT and LISP-DHT. In this technical report we validate our LISP-DHT implementation, present an estimator for the latencies not reported by iPlane and discuss the architecture of CoreSim.

Show simple item record

All of RECERCAT

This Collection

Statistics

My RECERCAT

Related documents

Other documents of the same author