To access the full text documents, please follow this link: http://hdl.handle.net/2117/7925

Boosting single-thread performance in multi-core systems through fine-grain multi-threading
Madriles Gimeno, Carles; López Muñoz, Pedro; Codina Viñas, Josep M.; Gibert Codina, Enric; Latorre Salinas, Fernando; Martínez Vicente, Alejandro; Martinez Morais, Raul; González Colás, Antonio María
Universitat Politècnica de Catalunya. Departament d'Arquitectura de Computadors; Universitat Politècnica de Catalunya. ARCO - Microarquitectura i Compiladors
Industry has shifted towards multi-core designs as we have hit the memory and power walls. However, single thread performance remains of paramount importance since some applications have limited thread-level parallelism (TLP), and even a small part with limited TLP impose important constraints to the global performance, as explained by Amdahl’s law. In this paper we propose a novel approach for leveraging multiple cores to improve single-thread performance in a multi-core design. The proposed technique features a set of novel hardware mechanisms that support the execution of threads generated at compile time. These threads result from a fine-grain speculative decomposition of the original application and they are executed under a modified multi-core system that includes: (1) mechanisms to support multiple versions; (2) mechanisms to detect violations among threads; (3) mechanisms to reconstruct the original sequential order; and (4) mechanisms to checkpoint the architectural state and recovery to handle misspeculations. The proposed scheme outperforms previous hardware-only schemes to implement the idea of combining cores for executing single-thread applications in a multi-core design by more than 10% on average on Spec2006 for all configurations. Moreover, single-thread performance is improved by 41% on average when the proposed scheme is used on a Tiny Core, and up to 2.6x for some selected applications.
Peer Reviewed
Àrees temàtiques de la UPC::Informàtica::Arquitectura de computadors::Arquitectures paral·leles
Processadors en paral·lel -- Disseny
info:eu-repo/semantics/publishedVersion
info:eu-repo/semantics/conferenceObject
ACM Press. Association for Computing Machinery
         

Show full item record

Related documents

Other documents of the same author

Ranjan, Rakesh; Latorre Salinas, Fernando; Marcuello Pascual, Pedro; González Colás, Antonio María
Ranjan, Rakesh; Marcuello Pascual, Pedro; Latorre Salinas, Fernando; González Colás, Antonio María
Deb, Abhishek; Codina Viñas, Josep M.; González Colás, Antonio María
Aleta Ortega, Alexandre; Codina Viñas, Josep M.; González Colás, Antonio María; David, Kaeli
Brankovic, Aleksandar; Stavrou, Kyriakos; Gibert Codina, Enric; González Colás, Antonio María
 

Coordination

 

Supporters