Para acceder a los documentos con el texto completo, por favor, siga el siguiente enlace:

Synchronous digital implementation of the AER communication scheme for emulating large-scale spiking neural networks models
Moreno Aróstegui, Juan Manuel; Madrenas Boadas, Jordi; Kotynia, L.
Universitat Politècnica de Catalunya. Departament d'Enginyeria Electrònica; Universitat Politècnica de Catalunya. AHA - Arquitectures Hardware Avançades
In this paper we shall present a fully synchronous digital implementation of the Address Event Representation (AER) communication scheme that has been used in the PERPLEXUS chip in order to permit the emulation of large-scale biologically inspired spiking neural networks models. By introducing specific commands in the AER protocol it is possible to distribute the AER bus among a large number of chips where the functionality of the spiking neurons is being emulated. A careful design of the AER encoder module using compact Content Addressable Memories (CAMs) allows for a feasible realization of large-scale models.
Àrees temàtiques de la UPC::Enginyeria electrònica
Neural networks
IEEE Computer Society Publications

Mostrar el registro completo del ítem

Documentos relacionados

Otros documentos del mismo autor/a

Sánchez Rivera, Giovanny; Madrenas Boadas, Jordi; Moreno Aróstegui, Juan Manuel
Robert, M.; Volken, H.; Brousse, O.; Guillot, J.; Gil, T.; Grize, F.; Sassatelli, G.; Moreno Aróstegui, Juan Manuel; Madrenas Boadas, Jordi; Villa, A.
Madrenas Boadas, Jordi; Fernández Martínez, Daniel; Cosp Vilella, Jordi; Moreno Aróstegui, Juan Manuel; Martínez Alvarado, Luis Arturo; Sánchez Rivera, Giovanny
Fernández Martínez, Daniel; Madrenas Boadas, Jordi; Cosp Vilella, Jordi