To access the full text documents, please follow this link: http://hdl.handle.net/2117/15378
dc.contributor | Universitat Politècnica de Catalunya. Departament d'Arquitectura de Computadors |
---|---|
dc.contributor | Universitat Politècnica de Catalunya. CNDS - Xarxes de Computadors i Sistemes Distribuïts |
dc.contributor | Universitat Politècnica de Catalunya. CAP - Grup de Computació d'Altes Prestacions |
dc.contributor.author | Zilan, Ruken |
dc.contributor.author | Verdú Mulà, Javier |
dc.contributor.author | García Vidal, Jorge |
dc.contributor.author | Nemirovsky, Mario |
dc.contributor.author | Milito, Rodolfo |
dc.contributor.author | Valero Cortés, Mateo |
dc.date | 2011 |
dc.identifier.citation | Zilan, Ruken [et al.]. An abstraction methodology for the evaluation of multi-core multi-threaded architectures. A: IEEE/ACM International Symposium on Modelling, Analysis and Simulation of Computer and Telecommunication Systems. "Proceedings of 19th Annual Meeting of the IEEE International Symposium on Modeling, Analysis and Simulation of Computer and Telecommunication Systems (MASCOTS)". IEEE Computer Society Publications, 2011, p. 478-481. |
dc.identifier.citation | 978-1-4577-0468-0 |
dc.identifier.citation | 10.1109/MASCOTS.2011.11 |
dc.identifier.uri | http://hdl.handle.net/2117/15378 |
dc.language.iso | eng |
dc.publisher | IEEE Computer Society Publications |
dc.relation | http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=6005400 |
dc.relation | info:eu-repo/grantAgreement/EC/FP7/217068/EU/High Performance and Embedded Architecture and Compilation/HIPEAC |
dc.rights | Attribution-NonCommercial-NoDerivs 3.0 Spain |
dc.rights | info:eu-repo/semantics/openAccess |
dc.rights | http://creativecommons.org/licenses/by-nc-nd/3.0/es/ |
dc.subject | Àrees temàtiques de la UPC::Enginyeria de la telecomunicació::Telemàtica i xarxes d'ordinadors |
dc.subject | Àrees temàtiques de la UPC::Informàtica::Arquitectura de computadors::Arquitectures paral·leles |
dc.subject | Performance evaluation |
dc.subject | Multiprocessing systems |
dc.subject | Parallel architectures |
dc.subject | Microprocessors chips |
dc.subject | Arquitectura d'ordinadors |
dc.title | An abstraction methodology for the evaluation of multi-core multi-threaded architectures |
dc.type | info:eu-repo/semantics/publishedVersion |
dc.type | info:eu-repo/semantics/conferenceObject |
dc.description.abstract | |
dc.description.abstract |